« Creating Xilinx FIR '.coe' File with Octave | Main | Television + FPGA + Verilog »

What my bench looks like after a little work

I’m frequently accused of being a neat freak. I clean my bench (in my living room) every day. But no matter what I do this is what it looks like after just a couple hours of working on a project. In this case, I was just messing around doing realtime DSP on an FPGA.

My Bench

PrintView Printer Friendly Version

EmailEmail Article to Friend

References (9)

References allow you to track sources for this article, as well as articles that were written in response to this article.

Reader Comments

There are no comments for this journal entry. To create a new comment, use the form below.

PostPost a New Comment

Enter your information below to add a new comment.

My response is on my own website »
Author Email (optional):
Author URL (optional):
Some HTML allowed: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <code> <em> <i> <strike> <strong>